That is a Specific type of read cycle implicitly tackled for the interrupt controller, which returns an interrupt vector. The 32-little bit handle subject is dismissed. Just one doable implementation should be to generate an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. Examine the legal https://nathanlabsadvisory.com/nerc-cip-compliance/